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Abstract—This paper studies the specifications of gated-oscil-
lator-based clock and data recovery circuits (GO CDRs) designed
for short haul optical data communication systems. Jitter toler-
ance (JTOL) and frequency tolerance (FTOL) are analyzed and
modeled as two main design parameters for the proposed topology
to explore the main tradeoffs in design of low-power GO CDRs.
Based on this approach, a top-down design methodology is pre-
sented to implement a low-power CDR unit while the JTOL and
FTOL requirements of the system are simultaneously satisfied.
Using standard digital 0.18 m CMOS technology, an 8-channel
CDR system has been realized consuming 4.2 mW/Gb/s/channel
and occupying a silicon area of 0.045 mm2 /channel, with the
total aggregate data bit rate of 20 Gb/s. The measured FTOL is
3.5% and no error was detected for a 231 1 pseudo-random
bit stream (PRBS) input data for 30 minutes, meaning that the bit
error rate (BER) is smaller than 10 12. Meanwhile, a shared-PLL
(phase-locked loop) with a wide tuning range and compensated
loop gain has been introduced to tune the center frequency of all
CDR channels to the desired value.
Index Terms—Chip-to-chip interconnection, clock and data
recovery circuit, CMOS integrated circuits, frequency tolerance,
gated oscillator, jitter tolerance, optical data communication,
short-haul.
I. INTRODUCTION
THE demand for increasing the data communicationspeed in short-distance applications such as in computer
networks and high-speed processing systems has raised the
importance of low-power and low-cost multi-channel optical
transceivers [1]–[4].
In addition to very high-bandwidth, optical links can pro-
vide a robust medium against electro-magnetic coupling in
short-haul applications [5]. Therefore, implementing high-per-
formance, low-power and low-cost multi-channel optical
transceivers in conventional silicon CMOS technology is a
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Fig. 1. Conceptual block diagram of an integrated multi-channel optical re-
ceiver.
key challenge for future data processing and communication
systems.
This paper presents a power-efficient clock and data recovery
(CDR) solution to be combined with the already demonstrated
pure silicon based photo-detection and amplification front-end
[5]–[7] to realize the completely integrated multi-channel re-
ceiver. Fig. 1 shows the conceptual block diagram of the pro-
posed multi-channel receiver system. In the proposed topology,
an integrated photo-detector (PD) converts the optical signal
to electrical current [5]. This electrical signal is amplified by
trans-impedance and limiting amplifiers (TIA and LA) [6], [7]
and then retimed by the CDR circuit.
Due to their instantaneous locking properties, GO CDRs have
been used widely in burst-mode applications [8]. Meanwhile,
their simple topology has made them very suitable for low-
power and small-area applications [9]–[11]. The performance
of the proposed CDR, which is designed based on gated-oscil-
lator (GO) topology, is extensively studied and analyzed in this
paper to implement a high performance and low-power system.
To implement a low-power CDR satisfying the required spec-
ifications for short-haul applications, a careful system design
and modeling technique is presented. It will be shown that this
topology is sensitive to any frequency error between received
data and sampling clock frequency while it shows a relatively
good jitter tolerance (JTOL) performance. The performance of
the GO CDR in presence of frequency error will be also studied
to have a good estimation of its frequency tolerance (FTOL).
0018-9200/$25.00 © 2007 IEEE
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This study shows the existing tradeoffs between power dissipa-
tion and FTOL and hence the power penalty for achieving the
desired FTOL.
Section II describes the topology of the proposed
multi-channel CDR system. Meanwhile, the techniques for
modeling and estimating the JTOL and FTOL of a GO CDR
will be explained in this section. In Sections III and IV,
implementation techniques and measurement results will be
presented.
II. GATED-OSCILLATOR (GO)-BASED CDR
In a GO CDR, the sampling clock is produced by a simple
ring oscillator. As depicted in Fig. 2(a), a synchronizer block
is used to keep this clock synchronous with the received data.
This synchronizer block can be an edge detector which produces
a retiming signal at each data transition [11]. Fig. 2(b) shows
the topology of the proposed GO CDR, which consists of a cur-
rent controlled ring oscillator (CCO), and Edge Detector block
(EDET) that controls the phase of clock in CCO. As shown in
Fig. 2(c), at each receiving data edge, the EDET generates a
synchronization signal (ED) applied directly to the CCO. This
signal prevents the CCO from oscillation and freezes the output
clock to HIGH via the first stage of the ring oscillator.
At the rising edge of ED, the oscillator releases and goes back
to its free oscillation mode in a frequency determined by the
controlling current and in phase with the last received data
edge. Sampling the delayed data instead of input data
in the proposed topology eliminates the delay introduced
by the delay line.
Meanwhile, parasitic delays due to the XNOR gate or the
delay mismatch between two inputs of the NAND gate in the
oscillator should be compensated by proper dummy gates (as
shown in Fig. 2(b)). In a GO CDR the total delay in delay line
should not be less than half of one clock period (i.e., ) to
make sure that the ring oscillator would be retimed in each data
transition. If this delay is less than , then it is possible that
the rising edge of ED arrives before the rising edge of ar-
rives (see Fig. 2(c)). In this case, the output clock phase is deter-
mined by rather than ED. In this manner, synchronization
between clock and data can take place within only a few transi-
tions on input data. However, this fast synchronization will take
place at the expense of poor jitter transfer (JTRAN) character-
istics.
Indeed, any jitter on received data or delay-line (DL) will be
transferred to the output without any filtering. To reduce the ef-
fect of delay-line jitter, in the proposed topology, output data is
produced by sampling (which contains almost the same
jitter as ED) instead of (Fig. 2(b)). Meanwhile, using an
injection signal instead of gating signal can reduce the influ-
ence of input jitter at the output. By this technique, in each data
transition a finite amount of charge will be injected to the os-
cillator and hence the oscillator will be synchronized with the
input data more gradually. Assuming that the input is a periodic
signal, then the transfer function between the injected phase and
Fig. 2. (a) General and (b) proposed GO CDR topology. (c) Timing of opera-
tion. (d) Simplified circuit schematic of a SCL-based AND (Z = A  B) and
the corresponding replica bias circuit.
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Fig. 3. Proposed 8-channel CDR topology which uses a shared-PLL for frequency tuning.
the output phase would be a first-order low-pass transfer func-
tion as shown in [12] can be described by
(1)
in which and are depending on the strength of injection
signal [12]. In a real CDR, the input data is a random bit stream
and hence using average values for and , (1) would just
approximately present the jitter transfer characteristics of the
system. In this work, since the JTRAN is not a critical param-
eter for short-haul applications, the injection lock technique has
not been applied.
Fig. 2(d) shows the circuit schematic of a delay cell and
the replica bias that has been applied to implement the delay
line and CCO. Source-coupled logic (SCL) –based topology
has been applied to achieve the desired speed [13]. The SCL
gate shown in Fig. 2(d) has been configured as an AND gate to
implement the proposed delay cells.
Fig. 3 shows the proposed multi-channel gated-current-con-
trolled-oscillator (GCCO)-based CDR. In this architecture, a
shared phase-locked loop (PLL) generates a local high fre-
quency clock from a reference input clock while
is intended to be exactly equal to the baud rate of the
received data. This frequency has been specified in 100 ppm
accuracy [18]. The proposed PLL uses an oscillator matched
to the other oscillators used in each channel. To have a better
matching between each channel and the PLL, current-controlled
oscillators (CCOs) are used instead of voltage-controlled oscil-
lators (VCOs) [10]. A copy of the control current ( ) produced
by PLL is delivered to all matched oscillators in each channel
( [1:8]), and a local replica bias circuit generates the proper
bias voltage for pMOS load devices (shown in Fig. 2(d)).
Using control voltage ( ) instead of can lead to a larger
frequency error. In a VCO based topology, (see
Fig. 2(d)) would be copied for all channels while the existing
mismatch between nMOS devices placed far away from each
other can contribute to a large frequency offset. In the CCO ap-
proach, since all the bias voltages ( and ) are produced
locally and based on , this problem does not exist. A precise
current mirror circuit can be used to ensure that the [1:8] are
well matched to each other. Provided that the CCOs are well
matched, the clock frequencies of all channels ( [1:8]) are
identical and equal to . It is desirable to design the proposed
CDR with a high frequency tolerance to avoid any incorrect
sampling due to the inherent mismatch between the channels.
In the following, the performance of a GO CDR in presence
of frequency offset and also input jitter will be analyzed to in-
vestigate the capabilities and also limitations of this topology
for short-distance data communication applications.
A. Frequency Tolerance
Unlike in conventional PLL-based CDRs, a frequency dif-
ference can exist between the GO CDR and the incoming data
stream. In practical applications, the data rate is specified within
ppm accuracy. The frequency tolerance (FTOL), is de-
fined as the maximum frequency difference at which the BER
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Fig. 4. (a) Incorrect sampling in presence of frequency offset and also jitter
on sampling clock and received data. (b) Simulated BER in different values of
frequency error and jitter on sampling clock (input data specifications: CID =
5, RJ = 0:015 UI , DJ = 0:2 UI ).
remains lower than a specified value (usually, BER ).
For correct sampling in ideal conditions, when there is no jitter
on data or clock, the frequency error must be smaller than
(2)
in which is the nominal data frequency,
is the oscillator frequency (sampling clock), and in-
dicates the number of consecutive identical digits (CID) [13].
Using 8B10B coding, CID would be limited to five, i.e., .
Hence, based on (2): . However, in practice
FTOL is less than this value mainly because of existing jitter on
sampling clock or input data. As shown in Fig. 4(a), it is pos-
sible that the data edge arrives before the corresponding sam-
pling clock edge, due to the jitter on received data or sampling
clock resulting in error sampling. In this case, the probability of
incorrect sampling would be
BER (3)
in which and are indicating the probability of tran-
sition on sampling clock (around ) and data
(around ), respectively.
According to (2), the worst case happens when there is a long
stream of identical bits. Fig. 4(b) shows the achievable FTOL
based on (3) and assuming that . Here, the BER is cal-
culated for different values of frequency error and also different
rms (root mean square) jitter values on sampling clock. Here,
it is assumed that the input data already contains both random
( ) and deterministic jitter ( ) [14]. As can be seen, any in-
crease on clock jitter will conclude in degradation of FTOL.
Based on this approach, to have an acceptable frequency toler-
ance, jitter generation in the oscillator must be very small. The
main source of jitter on sampling clock in this configuration is
accumulated jitter during free running of gated oscillator. The
accumulated jitter increases with the free running time interval
of the oscillator and can be expressed by [15]
(4)
in which indicates the rms jitter value on clock accumulated
during the time interval of , and is a proportionality factor
that depends on topology and power consumption of the delay
stages in ring oscillator and also on technology parameters [15],
[16]. In a GO CDR, depends on the number of CIDs. There-
fore, according to Fig. 4(b) and using (4), to have a FTOL of
about 4.5%, and in presence of five consecutive identical digits:
. This criterion can be used to determine
the biasing and hence the size of transistors in each delay cell.
This approach offers a straightforward top-down methodology
to design GO CDRs. Fig. 5 shows the proposed design method-
ology. Here, the high level system requirements and the struc-
ture of the CDR topology lead to a detailed behavioral model.
This, in turn, is used to identify the jitter specifications. Based
on this approach, the main limitations on oscillator jitter dictated
by FTOL and JTOL can be used to determine the general circuit
specifications such as power consumption. In the next step, the
specifications can be translated into detailed circuit parameters
such as biasing conditions and transistor sizes.
B. Jitter Tolerance (JTOL)
Jitter tolerance is one of the most important test parameters
for serial link transceivers. JTOL is a measure of CDR capability
in tolerating the input jitter, and it is usually tested by adding a
sinusoidal jitter ( ) at given frequency range to the data stream,
which already includes the deterministic ( ) and random jitter
( ) components added in the channel [14]. The maximum jitter
amplitude, which is a function of jitter frequency at which the
CDR still operates at a given BER, is called jitter tolerance [13].
Simulation or analysis of JTOL for a nonlinear system like GO
CDR is very complex. In this section, some techniques for anal-
ysis and modeling this parameter in GO CDRs will be presented.
1) Pure Sinusoidal Input Jitter: In presence of input sinu-
soidal jitter on received data, the data rate will be changed as
(5)
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Fig. 5. Proposed GO CDR top-down design methodology.
in which indicates the instantaneous data frequency in
[rad/s], is the frequency of sinusoidal jitter, is the nominal
data frequency ( where is data baud rate), and
(6)
Here, is the peak-to-peak sinusoidal jitter amplitude [17].
Accordingly, the period of input data will be .
Now, it is possible to calculate the JTOL in a GO CDR based
on variations in data period. In presence of sinusoidal jitter and
according (6), the period of data will be changed such that
(7)
To have a correct sampling, the data edge must not arrive after
or before , hence . Com-
bining this criterion with (7), then and
. Therefore, to have correct sampling:
. Applying (6) this criterion can be translated into
(8)
in which is the maximum tolerable sinusoidal jitter ampli-
tude (peak-to-peak). Ignoring the channel jitter, this expression
indicates a worst case approximation for JTOL in a GO topology
since it is assumed that the data period always has its lowest (or
highest) possible value as indicated in (7). It can be shown that
in a more general case when there are consecutive identical
digits (as shown in Fig. 6(a)), the data edge must be within the
time interval of , and
the JTOL can be approximated by
(9)
It should be mentioned that here it is assumed that the input
data is periodic with nominal period of which
indicates the worst case since JTOL reduces by increasing the
value of .
Fig. 6(b) compares the JTOL calculated by (9) (based on data
period variation) with respect to the JTOL mask and in different
CID values [18]. This plot also shows the results of behavioral
modeling. As can be seen, as long as the channel jitter is neg-
ligible, there is a good agreement between (9) and behavioral
modeling results. The JTOL predicted by (9) is slightly higher
than the modeling result because it does not take into account
the effect of .
2) Including the Channel Jitter: To have a more practical es-
timation for JTOL, channel jitter must be also included in cal-
culations [14]. Channel jitter generally includes both types of
random ( ) and deterministic jitter ( ) with Gaussian and
uniform distribution, respectively [14], [19]. If there is no jitter
on sampling clock, then incorrect sampling can happen if data
arrives earlier than corresponding clock edge or later than the
next sampling clock edge. In this case, BER can be calculated
by
BER (10)
in which indicates the probability of data transition
in specified time. Assuming the impulse model for with
peak-to-peak jitter value of instead of uniform distribution
[20], i.e.,
(11)
and including the with Gaussian distribution of
(in which the mean value is zero and the rms value is ), the
probability of data transition under and can be found as
(12)
Note that in the ideal case when there is no , then
. As shown before, it is more convenient to
calculate the variations on for JTOL estimation ( is
shown in Fig. 6(a)). The next step is to add the to (12) and get
a complete expression for . A simple way to do this is using
the upper or lower limits for estimated in (7). Meanwhile
as shown in Fig. 6(a), since indicates the time difference
between two consecutive data transitions, the jitter distribution
on would be
(13)
in which indicates the convolution operation. This data transi-
tion will occur between two consecutive clock transitions at
and . Ignoring clock , would
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Fig. 6. (a) GO CDR operation in presence of jitter. (b) JTOL based on(9),(15),
and behavioral modeling in comparison to JTOL mask [18] when the channel
jitter is negligible (RJ = 0:01 UI ). (c) JTOL for CID = 5 while the input
is periodic.
have two peak values at and
. The distance between each of these two peaks and the
nearest clock edge is the key parameter in estimating the JTOL.
In other words, increasing the temporal distance between each
clock edge and the closest jitter peak leads to a larger achiev-
able JTOL. For calculating the worst condition, define
in which and present these temporal
distances as
(14-1)
(14-2)
The coefficient of (2 ) in front of in (14) is used to take
into account the convolution effect in (13). Assuming
( indicates the peak-to-peak value of ), then error
sampling can occur at the rate of BER for . Defining
, then must be greater than a
specified value to reach the desired BER [19]. In other words,
the peak-to-peak value of the must be larger than rms jitter
value by at least the specified value of to have a BER less than
the desired value, i.e., . With these assumptions,
JTOL can be approximated as
(15)
in which is defined as
(16)
and depends on specifications of different types of jitter. Here,
the minus sign corresponds to the and plus sign corre-
sponds to the case and the coefficient of appears be-
cause of the convolution operation indicated in (13). This ex-
pression gives a good estimation for JTOL in GO CDR topolo-
gies. In Fig. 6(b) the JTOL estimated by (15) is compared to the
behavioral modeling results. The simulation results for
, , and show how JTOL depends on the CID
value. It can be seen that there is a very good agreement between
(15) and behavioral modeling results in low jitter frequencies.
3) High Frequency Jitter: As predicted by (15) and (16), at
low jitter frequencies JTOL reduces with increasing CIDs. How-
ever, as behavioral modeling shows in Fig. 6(b), by increasing
the jitter frequency, JTOL does not reduce as predicted by (9)
and (15). To explain the reason for this behavior at high jitter
frequencies, assume that there is a sequence of consecutive
identical bits. Thus, the instantaneous data frequency would be
. In this case, if (in which is an integer
number), then the instantaneous phase of the input data would
be [17]
(17)
in which is the amplitude of . Therefore, in this case
regardless of , the data period remains unchanged since
based on (2) the period of would be . As long
as , the has no effect on the input data tran-
sition points. In this case, the JTOL is only limited by the other
sources of jitter. For example, for the JTOL would grow
near the frequencies and , as con-
firmed for periodic input data with , in Fig. 6(c). In
practice, the JTOL can be calculated by the weighted averaging
of BER over different possible values of since the input data
is not periodic. The final result can be seen in Fig. 6(b) when
. In this plot, the roll off in JTOL for frequen-
cies higher than is due to this effect.
Based on Fig. 6(b), GO CDR shows a very good JTOL per-
formance for low jitter frequencies while very careful design is
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needed to pass the JTOL requirement in very high jitter frequen-
cies. Meanwhile, Fig. 6(b) shows that the JTOL in presence of
frequency error between the received data and sampling clock
degrades. This means that JTOL can impose additional restric-
tions on the tolerable frequency error with respect to the FTOL
that is calculated based on the correct sampling assumption.
The physical limit shown in Fig. 6(b) and (c) is imposed by
(5), since in this equation should remain less than or
.
III. CIRCUIT IMPLEMENTATION
As shown in Section II, GO CDRs are suffering from sen-
sitivity to frequency offset and careful design is required to
achieve acceptable FTOL and JTOL. The main goal of this
work is to implement a low-power and small area CDR which
is very desirable for short-haul applications. In the following,
the techniques for implementing a reliable CDR circuit will be
explained.
A. Phase Noise Requirement
Frequency stability and timing jitter are the two most impor-
tant specifications of the oscillator in a GO topology.
Timing jitter of ring oscillators, or its frequency domain
analogy, phase noise, has been extensively studied in [15], [16]
and [21]. As indicated in Section II, sampling clock jitter can
be described by (4). This equation can also be used to present
a good estimation for jitter-power consumption tradeoff in a
differential ring oscillator. As shown in [21], the minimum
achievable value for can be calculated by
(18)
Here, indicates the relation between rise time and delay in
each delay cell, is the oscillator power dissipation, is the
number of delay stages in ring oscillator, is the load resis-
tance, is the tail current of delay cell, is supply voltage,
(drain-source saturation voltage) for long channel
devices and for short-channel devices [21].
Fig. 7 shows the two main design parameters, i.e., and oscilla-
tion frequency versus the bias current. Both parameters are nor-
malized with respect to the desired values. As can be seen, re-
duces while the oscillation frequency increases with increasing
the bias current. Based on this figure, A can be
a good choice to achieve both desired speed and jitter perfor-
mance. To be conservative, a larger bias current has been chosen
here A . For scaling the oscillation frequency, it
is necessary to resize the devices in ring oscillator, as shown
in Fig. 7 [22]. Therefore, using (18) it is possible to determine
the minimum achievable power dissipation while satisfying the
system jitter requirements. This figure also compares the esti-
mated value derived in [15] and [21] for the proposed differ-
ential ring oscillator.
B. GO CDR Design
Based on the topology shown in Figs. 2(b) and 3, an 8-channel
CDR has been implemented in a conventional 0.18 m digital
CMOS technology. The proposed shared-PLL uses a high order
Fig. 7. Jitter–power and frequency–power tradeoffs in a ring oscillator.
loop filter to suppress the ripples on controlling signal and hence
having a very little jitter generation.
To achieve a good matching and balance between the delay
line and the ring oscillator, all the delay cells in the delay line
and the ring oscillator are built with identical SCL-based two-
input multiplexer (MUX) gates optimized for this application
[23]. This matching helps to achieve almost the same delay
value per stage in the delay line and oscillator and hence there is
no need for an extra tuning loop for adjusting the delay of delay
line. Fig. 2(d) shows the proposed AND gate and also the sim-
plified schematic of the replica bias circuit [13]. The minimum
acceptable bias current for the delay cells has been chosen based
on (4), (18) and Fig. 7. This approach results in a low-power cir-
cuit while satisfying the system requirements.
C. Shared Phase-Locked Loop
Fig. 8(a) shows the block diagram of the proposed PLL. A
third order loop filter has been applied to attenuate the ripples
on the controlling signal. A transconductor cell also con-
verts the controlling voltage to current. Copies of this current
are delivered to all CDRs to tune their oscillators on the desired
frequency. To achieve good matching, it is necessary to apply a
precise current mirror circuit for generating [1:8].
In the PLL shown in Fig. 8(a), the parasitic pole introduced by
the cell and parasitic capacitors at the transconductor output
can push the loop towards instability. Regarding Fig. 8(c)
and assuming , the frequency transfer function of
the cell can be expressed by
(19)
where and are presenting the transconductance of M1
and M6. To avoid this problem, it is possible to use this para-
sitic pole, i.e., (and removing ) for filtering
purpose. Otherwise, this pole should be pushed toward very
high frequencies. Fig. 8(b) shows the transfer characteristic of
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Fig. 8. (a) Block diagram of the proposed PLL. (b) Transfer characteristics
of the transconductor used in PLL loop. (c) Proposed nonlinear transconductor
and simplified current mirrors used to copy the current for PLL as well as CDR
channels.
the proposed transconductor. Notice that the value of the
transconductor is low at low output currents and high at high
output currents. This nonlinear characteristic helps to achieve
both a high current swing to have a wide tuning range as well as
a relatively constant CCO gain over process corners. In
slow corner where the ( and
is introduced in Fig. 2(d)) is low and higher control current is
required to achieve the desired oscillation frequency, transcon-
ductance is high. For the same reason, transconductance must
be low when the control current is low. Thus, considering
(20)
Fig. 9. Proposed test chip mask layout.
the CCO gain will remain almost insensitive to the process vari-
ation.
Fig. 8(c) shows the circuit schematic of the proposed
transconductor. In this circuit, the input voltage ( ) is con-
verted to current by M1. When is close to , M1 is in
triode region and the transconductance is low.
However, when approaches , M1 moves toward satu-
ration and the transconductance increases rapidly. This explains
the I–V characteristic in Fig. 8(b). The replica circuit consists
of M2, M4, and are used to specify the (the voltage in
which M1 switches from triode to saturation region) and also
the output current swing. is used to have a small amount
of current in start-up condition and to be sure that the oscillator
starts up properly.
IV. SILICON REALIZATION AND MEASUREMENT RESULTS
The proposed multi-channel CDR has been implemented in a
digital 0.18 m CMOS technology.
Fig. 9 shows the mask layout of the test chip which includes
8 CDR channels as well as biasing circuit and the shared-PLL.
To avoid package parasitic effects, the fabricated chip has been
mounted and bonded directly on printed circuit board (PCB).
As can be seen in Fig. 10, the measured free running oscil-
lation frequency of CCO shows good matching to post-layout
simulation results. This plot also shows the low sensitivity of
the oscillation frequency to the supply voltage variation, thanks
to the internal bias control circuit.
Fig. 11 shows the measured recovered clock and recovered
data at a clock rate of 2.5 GHz. The eye diagram and bathtub
curve shown in Fig. 12 are presenting a good horizontal eye
opening. In this figure, the eye closure in y-direction is mainly
due to the bandwidth limitation of 50 output buffers. Using
LeCroy SDA 6000 scope, the effective rms jitter value on re-
covered data is measured as 4.1 .
To estimate the frequency tolerance of the proposed CDR,
the nominal frequency of the reference clock has been changed
until incorrect sampling occurs. Using Tektronix AWG520; the
frequency tolerance of the proposed CDR has been measured in
presence of and on received data. The measured FTOL is
which is slightly smaller than what was expected (the ex-
pected value was 4.5%). The measured oscillation frequency of
the PLL and different channels show that the matching between
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Fig. 10. Measured free running oscillation frequency of a CCO versus tuning
current in comparison to the simulation results.
Fig. 11. Recovered data and clock of the implemented CDR at f =
2:5 GHz.
Fig. 12. Eye diagram of the output recovered data and the bath tub curve at
f = 2:5 GHz.
the channels and PLL is better than 1%. The matching is better
for closer channels than the farthest ones. Depending on the
Fig. 13. Measured and simulated JTOL (RJ = 0:01 UI , DJ =
0:2 UI ).
technology that is used and the matching that can be achieved,
additional PLLs (such as using one dedicated PLL for every 2
or 4 channels) may be considered. Meanwhile, no error was de-
tected for a 2 1 PRBS(pseudo-random bit stream) input data
for 30 minutes meaning that the BER is smaller than .
Fig. 13 shows the measured JTOL in comparison to the simu-
lation results. It can be seen that the measurement results are in
good agreement with behavioral modeling results. In this figure,
the upper limits on measured jitter amplitude and on the jitter
frequency are both due to the test equipment limitations. In this
measurement and have been added to the input data. This
explains the reason for having less than 0.5 amplitude
tolerance at the high frequencies.
The measured power consumption was 4.2 mW/Gb/s/
channel. The power consumption could be further reduced by
removing the test blocks, extra buffers and biasing circuits have
been used in each channel for characterization purposes.
V. CONCLUSION
In this paper, the implementation of an 8-channel clock and
data recovery circuit operating with an aggregate data rate of 20
Gb/s has been presented. A structural design methodology con-
firmed by the measurements has been introduced to implement
the proposed CDR system with low-power dissipation while
satisfying the short-haul system jitter requirements. As shown
in this paper, gated-oscillator based CDRs show an acceptable
jitter tolerance for short distance applications while occupying
a very small silicon area and consuming very low power. It has
been also shown that concerning the sensitivity of this topology
to the frequency offset between received data and the recovered
clock, a careful design is required to ensure that the CDR spec-
ifications, especially the JTOL, remains on desired level.
These features indicate that the proposed GO CDR topology
is very suitable for modern short-haul applications where even-
tually hundreds of transceivers must be integrated on a single
chip. Implemented in a digital 0.18 m CMOS technology, the
power dissipation of the proposed gated-oscillator based CDR
is 4.2 mW/Gb/s/channel occupying 0.045 mm (excluding 50
output buffers).
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